"It was a wonderful experience interacting with you and appreciate the way you have planned and executed the whole publication process within the agreed timelines.”
Subrat SaurabhAuthor of Kuch Woh Pal
UVM (Universal Verification Methodology) is a SystemVerilog language based Verification methodology which is getting more and more popularity and adoption in the VLSI Verification industry. The methodology is currently in the IEEE working group 1800.2 and is expected to be an IEEE standard shortly.
UVM consists of a defined methodology for architecting modular testbenches for design verification. UVM has a library of classes that helps in designing and implementing modular testbench components and stimulus. This enables re-using testbench components and stimulus within and across projects, development of Verification IP, easier migration from simulation to emulation etc.
Basavaraj Hakari
About the Author
Mr. Basavaraj Hakari is VLSI Frontend Design Verification Engineer and Verification Architect and Working in VLSI domain more than 16 years in the field of Frontend Verification of complex SOC and IP.
He is holding B.E (E &C) and MTech in VLSI & Embedded system from VTU BELGAUM Karnataka India.
