Bharat Agarwal and Kshitij Goel

DSP FPGA Designer
DSP FPGA Designer

Bharat Agarwal: He currently works in National Instruments Germany on the 5G Project and pursuing PhD from Dublin University. Bharat has 5 years of experience in the field of FPGA, Verilog, MATLAB and STA. He completed his UG from Galgotias University in 2016. After that he worked for some giants of the field of FPGA like Saankhya Labs and Mahindra Telephonics Integrated System. Kshitij Goel: He currently works as a FPGA Design Engineer. Kshitij has more than 7 years of experience in the field of FPGA, VHDL, Verilog, MATLAB, Simulink, XILINX System Generator. He completed his under graduation Read More...


Achievements

+6 moreView All

Gateway to VLSI

Books by Bharat Agarwal, Kshitij Goel

If you can spare half an hour, then we can guarantee success at your next VLSI (Very Large Scale Integration)-FPGA (Field Programmable Gate Array)-STA (Static Timing analysis) interview. Do you want to secure at least 3 to 4 job offers by succeeding at all the phone and on-site job interviews for the FPGA DESIGN ENGINEER position? Or do you simply want answers for the most frequently asked interview questions in VLSI-FPGA digital circuit design?

Did yo

Read More... Buy Now

Edit Your Profile

Maximum file size: 5 MB.
Supported File format: .jpg, .jpeg, .png.
https://notionpress.com/author/